In the field of liquid argon calorimetry for the LHC detector program, a CMOS "current conveyor" preamplifier was deveIoped for a cold preshower. It is an improved version of the ICON circuit which had been formerly designed by the RD2 collaboration. This paper also presents a CMOS linear output buffer, featurin a dynamic range better than f 2 V on a 50 R load, for a P 0 mW power dissipation at 77K.
I. INTRODUCTION
A CMOS current conveyor has several benefits for a liquid Argon preshower: the power dissipation (1 mW), the peaking time (10 ns) and the possibility to integrate this preamplifier with analog multiplexer or pipeline to minimize the cable lenght [l] [2].
The circuits have to be placed near the detector and then a! cryogenic temperature. 'his is a challenge for CMOS circuit design, but it offers some advantages due to improved device performance. Low field mobilities are increased by a factor four, providing a corresponding increase in the transistor transconductance and circuit speed or a reduction in the power dissipation. Since the parasitic bipolar uansistor current gain decreases at low temperature, the latch-up effect is reduced. Regarding the noise : the channel thermal noise decreases ; but llf noise dependence on temperature is different for N and P devices. It decreases with temperature for NMOST while the opposite behaviour is observed for PMOST [3] .
However,we point out that the influence of this l/f noise is limited to low frequencies [4] . For the total integrated noise in the preamplifier bandwidth, the I/€ noise is less important than the channel thermal one.
In this paper, we present the performance obtained with CMOS technology at cryogenic temperature for analog front end circuits : this includes a preamplifier, a 50 R driver and a fdter based on a fully differential operational amplifier.
II. THE PREAMPLIFIER PRINCIPLE
The schematic diagram of the preamplifier is shown in fig 1. The parallel noise is the main problem as it has been published before [l], it is dominated by the channel noise of both mirror transistors (QP2, QP3) and (QN2, QN3). If we consider the PMOS mirror, its noise contribution can be written :
Where E, is the noise factor situated between 0 . 6 7~ 5 c1 [41
gm3
To decrease the noise we added some degeneration transistors to the mirror to reduce the equivalent transconductance gm2 and gm3 [5] . In the same way the minor ratio gm3/gm2 was increased following the channel width ratio. Notice that these modifications reduce the speed of the preamplXer due to the total parasitic capacitance of the current mirror mode.
Although the series noise was not the major problem it was reduced by ac ground connecting the gate of the input transistor via the capacitances CN and CP. [8] .
One major drawback of this structure is the sensitivity of the quiescent current and consequently the power dissipation to the offset voltage of the error amplifiers. To keep the quiescent current variation reasonably low we must choose a low value for the gain AEP. But a limit for deacreasing this gain is the closed loop nonlinearity due to the output device distortion. The compromise value used in our design is AEP = A m = 18 dB. In order to maintain a large linearity range wemake use of large size for the output devices, especially for the PMOST : W = 800 p.
The figure 3 shows the schematic the complete line driver. figure 4 . Figure 5 shows the nonlinearity curve. 
IV. CMOS PREAMPLIFIER WITH A 50 Q LINE DRIVER TESTING RESULTS
The current preamplifier shown in part 2 was integrated with the line driver in two different CMOS technologies from A M s and MIETEC. Figure 6 shows the impulse response obtained with the AMs version at 77K, one can see that the rise time is 10 ns. The gain calibrated with a triangular current pulse was 67 mVIpA.
The powex dissipation depends on the bias voltage of the buffer, the linearity range required and above all on the offset. These parameters explain the foIlowing results difference from those indicated at part 111 for only the driver in DMILL technology. The typical value was 23 mW for a linearity range better than 3% from -1.7V to +1.5V, and f 3 V bias voltage.
But we measured only 8mW for a -1.1V to +1.3V linearity range with -1.5V to 4.5V bias voltage.
V. CMOS INTEGRATED BIQUAD SHAPER
The shaper is an important element in the readout electronics for two major reasons. It is necessary to improve the signal to noise ratio, but also due to the high counting rates with the LHC, pulse pileup is another important problem. The current signal produced in a LAr preshover detector by a charged particle traversing the gap has a characteristic triangular shape with a drift time typically about 260 ns [lo] .
It has been shown that the energy deposited infoxmation can be obtained in a shorter time by observing a fraction of the induced charge. The shaper is used for this signal clipping. An important point for this pulse shaping is that its impulse response has zero area [ 1 11.
During the previous tests of a RD3 preshower prototype discrete component gated integrator and CR RC2 shapers have been used. But a RC time constant filter integration is very difficult in CMOS technology because of the important process parameter deviation [12] . We use the so called biquadratic structure because it has low component sensitivity [13] . Figure 8 shows the generalized form for the circuit a r c h i m e . 
